Synthesizer Decade (623-2080-001, -002, -003, -004)



Rockwell International

instructions

Collins Telecommunications Products Division

523-0767972-201211 1 June 1977 2nd Revision, 1 January 1979

Printed in USA

1. DESCRIPTION.

Synthesizer Decades 623-2080-001, -002, -003, -004, shown in figure 1 and listed in table 1, are 2-layer planar cards with 20-pin edge-on connectors (2 layers, 10 pins each). The modules differ only in strapping and frequency control/output, as indicated on the schematic, figure 14.

Table 1. Cards Covered by These Instructions.


CARD TYPE	COLLINS PART NO
100-kHz synthesizer decade	623-2080-001
10-kHz synthesizer decade 1-kHz synthesizer decade	623-2080-002 623-2080-003
100/10-Hz synthesizer decade	623-2080-004

The synthesizer decade module consists of translator logic, translator vco, output mixer, output logic, output vco, low-pass filter circuits, a divide-by-10 output circuit, and a loss-of-lock (LOL) monitor circuit.

2. PRINCIPLES OF OPERATION

2.1 General (Refer to figure 2.)

The synthesizer decade module receives bcd frequency control signals, a 100-kHz reference signal, and a high-reference signal, and generates a variable injection signal output and a lock signal output (logic 1 for lock). The variable injection signal output is used as the high-reference signal in the next frequency step in




TP5-2336-017

Synthesizer Decade Figure 1

the generation of a 79.35001- to 109.35-MHz variable injection signal output.

The translator logic circuits receive a 100-kHz reference input, a translator vco signal, and a bcd frequency input. The bcd frequency input is used to



TP5-2348-013

Synthesizer Decade, Block Diagram
Figure 2

program a variable frequency divider (division ratio depends on strapping and bcd inputs). The programmed variable frequency divider output (100 kHz) and the 100-kHz reference input are supplied to a phase/frequency discriminator that provides a control voltage proportional to the phase/frequency difference between its inputs.

The translator vco circuit receives the control voltage signal from the translator logic circuits and is driven to and phase-locked at the variable frequency as programmed by the variable divider bcd inputs to the translator logic circuits. The translator vco output is supplied to the translator logic circuits for clocking and lock signal generation. The translator vco output is supplied to the output mixer circuits for frequency mixing.

The output mixer circuit receives the translator signal input and the output vco signal input, mixes them, and supplies a reference input to the phase/frequency discriminator. In the phase/frequency discriminator the mixer reference input is compared with the high-reference input and produces an output control voltage.


The output vco circuit receives the output control voltage signal from the output logic circuits and the

translator tracking voltage from the translator vco circuits. The translator tracking voltage provides a reference voltage for the output vco, and the output control voltage drives the output vco until it is locked at the variable injection frequency. The output vco output is supplied to a fixed divide-by-10 output circuit. The fixed divide-by-10 circuit output is supplied as a reference to the following decade or output module.

2.2 Translator Logic Circuits

The translator logic circuits receive a 100-kHz reference input, a translator vco signal output, and bcd frequency inputs, and supplies a control voltage output signal to the translator vco.

Refer to figure 3. The translator vco signal output (table 2) is supplied as the clock input to a programmable variable divider. The output of the programmable variable divider (100 kHz) is supplied to a phase/frequency discriminator and is compared with a 100-kHz reference input. A phase or frequency difference in the discriminator causes a control voltage input increase or decrease to adjust the frequency of the vco. If there is no phase or frequency difference, the discriminator provides a logic 1 lock signal output indicating the vco frequency is locked.




Translator Logic Circuits Figure 3

Table 2. Decade Versus VCO Inputs/Outputs.

DECADE	TRANSLATOR VCO FREQ (MHz)	HIGH REF INPUT FREQ TO OUTPUT VCO (MHz)	OUTPUT VCO FREQ BEFORE DIVIDER (MHz)
100 kHz	9.5 to 8.6	0.85 to 0.750001	10.35 to 9.350001
10 kHz	7.8 to 6.9	0.70 to 0.60001	8.50 to 7.50001
1 kHz	6.4 to 5.5	0.60 to 0.5001	7.00 to 6.0001
100 Hz	5.4 to 4.5	0.60 to 0.501	6.00 to 5.001
10 Hz	5.4 to 4.5	0.60 to 0.51	6.00 to 5.01

Note

The above high-reference inputs are shown as they would be in a 1-Hz tuned synthesizer. In a 10-Hz tuned synthesizer, there would be no 10-Hz decade and the 100-Hz high-reference input would be 0.60 to 0.51 MHz, the 1-kHz high-reference input would be 0.60 to 0.501 MHz, etc. In a 100-Hz tuned synthesizer, there would be no 100-Hz decade and the 1-kHz high reference would be 0.60 to 0.51 MHz, the 10-kHz high reference would be 0.70 to 0.601 MHz, etc. Output vco frequency at 100-kHz output has the following tuning characteristics.




Revised 1 June 1978

The programmable variable divider is programmed by the bcd frequency inputs. Refer to table 3. For example, if a bcd input of 0 is applied, the up/down decade counter is programmed to load the count 0 at any time a load signal (logic 0) is applied. This programs the variable divider to count from 0 (first count 1) to 95 (last count 95/0). This causes the output of the variable divider to be 1/95th of the clock input or a divide-by-95 with a bcd input of 0. Note that, as the bcd input goes up 1, 2, 3, etc, the division ratio goes down -94, -93, -92, etc. Also note that, for the divideby circuit to operate as a constant, the last count 95 also must be the loaded count (in the case of bcd 0, count 0). To do this, prerecognition of count 95 is required. Look-ahead circuit of U10A performs this function. At clock 93 (count 93), gate U10A is ANDed and supplies a logic 0 input to U13A-D. With a logic 0 at U13A-D, clock 94 (count 94) causes U13A-Q to go to

logic 0 and loads decade counter to bcd input (ANDed output U10A is removed). At clock 94, U13A-Q supplies a pulse to the phase/frequency discriminator. Clock 95 (count 00) causes U13A-Q to go to logic 1 and enables decade counter to count on the next clock. Next clock is one above the bcd programmed input. Note that count 94 initiates the output from the divider and count 95 appears only as the bcd programmed input. Refer to figure 4. A 500-kHz programmed input is shown; the same principles apply to any other programmed bcd input.

The preceding discussion pertained to the 100-kHz decade card. Differences between the cards can be seen in figures 5 through 8 and tables 3 through 6. Note that the internal strapping changes and the external input divider strapping changes cause a change in the programmable variable divider.



PROGRAMMED BCD INPUTS	
PIN NO.	LOGIC LEVEL
U11 -15	1
U11 -1	0
U11-10	1
U11 -9	0
U12 -15	FXD 0
U12 -1	FXD 0
U12 -10	FXD 0
U12-9	FXD 0
	BCD INPUTS PIN NO. U11 -15 U11 -1 U11 -10 U11 -9 U12 -15 U12 -1

NOTE:


EXAMPLE SHOWN IS FOR 500 kHz

TP5 -2365 -013

Variable Divider, Inputs and Outputs Figure 4

Table 3.	100-kHz	Decade.	Logic	Truth	Table.
----------	---------	---------	-------	-------	--------

BCD				DIVI	DER INP	UTS			OTTEN PATE	DIVIDE-	LOOP
INPUT (100 kHz)		. ر	J 11		U12				OUTPUT COUNT	BY BY	FREQ (MHz)
	A	В	С	D	**A	**B	**C	*D			
0	0	0	0	0	0	0	0	0	0	95	9.5
1	1	0	0	0	0	0	0	0	1	94	9.4
2	0	1	0	0	0	0	0	0	2	93	9.3
3	1	1	0	0	0	0	0	0	3	92	9.2
4	0	0	1	0	0	0	0	0	4	91	9.1
5	1	0	1	0	0	0	0	0	5	90	9.0
6	0	1	1	0	0	0	0	0	6	89	8.9
7	1	1	1	0	0	0	0	0	7	88	8.8
8	0	0	0	1	0	0	0	0	8	87	8.7
9	1	0	0	1	0	0	0	0	9	86	8.6



TP5-2352-013


100-kHz Decade Translator, Logic Circuit Figure 5

^{*}Internally strapped for logic 0 (ground).

**Externally strapped for logic 0 (ground) at pins 7, 16, and 17.

Table 4.	10-kHz	Decade,	Logic	Truth	Table.
----------	--------	---------	-------	-------	--------

BCD INPUT (10 kHz)				DIVI	DER INP	UTS			ОИТРИТ	DIVIDE-	LOOP FREQ
		Ţ	J 11			U1	2		COUNT	BY	(MHz)
(23)	A	В	С	D	* *A	1 B	**C	*D			
0	0	0	0	0	0	1	0	0	20	78	7.8
1	1	0	0	0	0	1	0	0	21	77	7.7
2	0	1	0	0	0	1	0	0	22	76	7.6
3	1	1	0	0	0	1	0	0	23	7 5	7. 5
4	0	0	1	0	0	1	0	0	24	74	7.4
5	1	0	1	0	0	1	0	0	25	73	7.3
6	0	1	1	0	0	1	0	0	26	72	7.2
7	1	1	1	0	0	1	0	0	27	71	7.1
8	0	0	0	1	0	1	0	0	28	70	7.0
9	1	0	0	1	0	1	0	0	29	69	6.9



TP5 -2351 -013

10-kHz Decade Translator, Logic Circuit Figure 6


^{*}Internally strapped for logic 0 (ground).

**Externally strapped for logic 0 (ground) at pins 7 and 16.

1Externally strapped for logic 1 (+5.2 V dc) at pin 17.

Table 5. 1-kHz Decade, Logic Truth Table.

BCD INPUT (1 kHz)				DIVI	DER IN F	PUTS			Olimbia	DIVIDE	LOOP
		Ţ	J 11			U 1	2		OUTPUT COUNT	DIVIDE- BY	FREQ (MHz)
	A	В	С	D	1 _A	1 _B	**C	*D			
0	0	0	0	0	1	1	0	0	30	64	6.4
1	1	0	0	0	1	1	0	0	31	63	6.3
2	0	1	0	0	1	1	0	0	32	62	6.2
3	1	1	0	0	1	1	0	0	33	61	6.1
4	0	0	1	0	1	1	0	0	34	60	6.0
5	1	0	1	0	1	1	0	0	35	59	5.9
6	0	1	1	0	1	1	0	0	36	58	5.8
7	1	1	1	0	1	1	0	0	37	57	5.7
8	0	0	0	1	1	1	0	0	38	56	5.6
9	1	0	0	1	1	1	0	0	39	55	5 . 5



TP5-2350-013

1-kHz Decade Translator, Logic Circuit Figure 7


^{*}Internally strapped for logic 0 (ground).

**Externally strapped for logic 0 (ground) at pin 16.

1 Externally strapped for logic 1 (+5.2 V dc) at pins 7 and 17.

Table 6.	100/10-Hz	Decade.	Logic	Truth	Table.
----------	-----------	---------	-------	-------	--------

BCD				DIVII	DER INP	UTS			OUTPUT	DIVIDE-	LOOP FREQ
IN PUT (100/10 Hz)		τ	J 11		U12				COUNT	BY	(MHz)
(===, == ;:=)	A	В	С	D	**A	**B	¹ C	*D			
0	0	0	0	0	0	0	1	0	40	54	5.4
1	1	0	0	0	0	0	1	0	41	53	5.3
2	0	1	0	0	0	0	1	0	42	52	5.2
3	1	1	0	0	0	0	1	0	43	51	5.1
4	0	0	1	0	0	0	1	0	44	50	5.0
5	1	0	1	0	0	0	1	0	45	49	4.9
6	0	1	1	0	0	0	1	0	46	48	4.8
7	1	1	1	0	0	0	1	0	47	47	4.7
8	0	0	0	1	0	0	1	0	48	46	4.6
9	1	0	0	1	0	0	1	0	49	45	4.5



TP5 -2349 -013

100/10-Hz Decade Translator, Logic Circuit Figure 8

^{*}Internally strapped for logic 0 (ground).

**Externally strapped for logic 0 (ground) at pins 7 and 17.

1Externally strapped for logic 1 (+5.2 V dc) at pin 16.

2.3 Translator VCO Circuits

The translator vco circuits receive a control voltage from the translator logic circuits. The control voltage drives the vco to the required translator frequency. The translator signal output is supplied through one buffer amplifier to the output mixer circuits and the translator logic circuits.

2.4 Output Mixer Circuits

The output mixer circuits receive a translator signal input (table 2) from the translator vco. The translator vco signal is mixed with the output vco frequency (table 2) and a resulting difference frequency (table 2, same as high-reference input) is supplied to the output logic circuits.

2.5 Output Logic Circuits

The output logic circuits receive the output mixer difference frequency and a high-reference input signal (table 2), and supply a control voltage output signal to operate the output vco.

Refer to figure 9. The output mixer difference frequency is supplied through a squaring amplifier to a phase/frequency discriminator. This frequency is compared with the high-reference input signal. A phase or frequency difference in the discriminator causes the control voltage to increase or decrease to adjust the frequency of the vco. If there is no phase or frequency difference, the discriminator provides a logic 1 lock signal output and the vco frequency locks.


2.6 Output VCO Circuits

The output vco circuits receive a control voltage from the output logic circuits and a tracking voltage from the translator logic circuits. The tracking voltage from the translator logic circuits provides a reference for the output vco, and the control voltage from the output logic circuits drives the output vco to the required output vco frequency. The output vco frequency is supplied through a fixed divide-by-10 circuit and provides a reference frequency to the unit under control for additional frequency mixing and generation. Note that the tracking voltage from the translator logic circuits is used as a reference for the output vco, thus summing the translator frequency information and the output vco frequency information.

2.7 Up/Down Decade Counter 74LS190 (Refer to table 7.)

The 74LS190 up/down decade counter is a 4-bit decade counter. Synchronous operation is provided by having all flip-flops clocked simultaneously so that the outputs change coincidently with each other when input conditions are met.

A high at the enable input inhibits counting. A LOC at the enable input and a low-to-high clock transition triggers the four master/slave flip-flops. The enable input should be changed only when the clock is high. The down/up input determines the direction of the count. When low, the count goes up; when high, the count goes down.



Output Logic Circuits Figure 9

TP5-2364-013

Table 7. Up/Down Decade Counter, Logic Truth Table.

P	ROGRA INP	MM AB UTS	LE	COUNT	BCD OUT PUTS			
A	В	С	D		QA	QB	QC	QD
0 1 0 1 0 1 0 1 0 1	0 0 1 1 0 0 1 1 0 0	0 0 0 0 1 1 1 1 1 0	0 0 0 0 0 0 0 0 0	0 1 2 3 4 5 6 7 8 9	0 1 0 1 0 1 0 1	0 0 1 1 0 0 1 1 0	0 0 0 1 1 1 1 0	0 0 0 0 0 0 0 0 0

E (enable): logic 0 enables counter; logic 1 inhibits counter.

L (load): logic 0 programs the bcd output count to be set at the bcd count of the programmable inputs; the next clock pulse counts one higher/lower (up/down).

DU (down/up): logic 0 counts up; logic 1 counts

CP (clock pulse): logic 0-to-logic 1 transition advances counter.

RC (ripple clock): logic 0 pulse equal to 1/2 clock cycle when an overflow occurs.

MM (maximum/minimum count): logic 1 pulse equal to full clock cycle when an overflow or underflow occurs.

These counters are programmable. The outputs may be preset to any state by placing a low on the load input and entering the desired data at the data inputs. The output changes to agree with the data inputs independently of the state of the clock input. This allows the counters to be used as modulo-N dividers by modifying the count length with the preset inputs.

GND = PIN 8

TP5-2325-013

Up/Down Decade Counter 74LS190 Figure 10 Two outputs are available to perform the cascading function: ripple clock and maximum/minimum count. The latter output produces a high level output pulse with a duration approximately equal to one complete cycle of the clock when the counter overflows or underflows. The ripple clock output produces a low-level output pulse equal in width to the low-level portion of the clock input when an overflow or underflow condition exists. The counters are cascaded by feeding the ripple clock output to the enable input of the succeeding counter if parallel clocking is used, or to the clock input if parallel enabling is used. The maximum/minimum count output can be used to accomplish look-ahead for high-speed operation.

2.8 Decade Counter 74LS90 (Refer to table 8.)

The 74LS90 decade counter is a high-speed, monolithic decade counter consisting of four dual-rack, master-slave flip-flops internally inter-connected to provide a divide-by-2 counter and a divide-by-5 counter. Gated direct reset lines are provided to inhibit count inputs and return all outputs to a logical 0 or to a binary coded decimal (bcd) count of 9. As the output from flip-flop A is not internally connected to the succeeding stages, the count may be separated in three independent count modes.

- a. When used as a binary coded decimal decade counter, the BD input must be externally connected to the A output. The A input receives the incoming count, and a count sequence is obtained in accordance with the bcd count sequence in table 8. In addition to a conventional 0 reset, inputs are provided to reset a bcd 9 count for nine's complement decimal applications.
- b. If a symmetrical divide-by-10 count is desired for frequency synthesizers or other applications requiring division of a binary count by a power of 10, the D output must be externally connected to the A input. The input count is then applied at the BD input and a divide-by-10 square wave is obtained at output A.
- c. For operation as a divide-by-2 counter and divide-by-5 counter, no external interconnections are required. Flip-flop A is used as a binary element for the divide-by-2 function. The BD input is used to obtain binary divide-by-5 operation at the B, C, and D outputs. In this mode, the two counters operate independently; however, all four flip-flops are reset simultaneously.

Table 8. Decade Counter 74LS90, Logic Truth Table.

*BCD COUNT SEQUENCE									
COUNT	OUTPUT								
	D	С	В	A					
0 1 2 3 4 5 6 7	0 0 0 0 0 0 0	0 0 0 0 1 1 1 1	0 0 1 1 0 0 1 1	0 1 0 1 0 1 0 1					
9	1	0	0	1					

**RESET/COUNT

RESET INPUTS			OUTPUT					
R _{0 (1)}	R _{0 (2)}	R ₉₍₁₎	R ₉₍₂₎	D	С	В	A	
1 1 X X X 0 0 0	1 1 X 0 X X X	0 X 1 X 0 X	X 0 1 0 X 0 X	0 0 1 Con Con Con	unt	0 0 0	0 0 1	

*Output A connected to input BD for BCD count.

**X indicates that either a logical 1 or a logical
0 may be present.


2.9 Dual D-Type Flip-Flop With Preset and Clear 74LS74 (Refer to table 9.)

The 74LS74 consists of dual high-speed D-type flipflops. Information on the D input is transferred to the Q output on the positive-going edge of the clock pulse. Clock triggering occurs at a voltage level of the clock pulse and is not directly related to the transition time of the positive-going pulse. When the clock input is at either high or low level, the D-input signal has no effect.

3. TESTING/TROUBLESHOOTING PROCEDURES

3.1 Test Equipment and Power Requirements

Test equipment and power sources required to test, troubleshoot, and repair the synthesizer decade are listed in the maintenance section of this instruction book.




TP5-2326-012

Decade Counter 74LS90 Figure 11

3.2 Testing

The test procedures in table 10 check total performance of the synthesizer decade. These test procedures permit isolation of a fault to a specific component or circuit when the results are used with the schematic to circuit trace the fault.



TP5-2327-01

Dual D-Type Flip-Flop With Preset and Clear 74LS74 Figure 12

Table 9. Dual D-Type Flip-Flop With Preset and Clear 74LS74, Logic Truth Table.

	INPUTS			OUTI	PUTS
PRESET	CLEAR	CLOCK	D	Q	<u> </u>
L H L H H	H L H H	X X X †	X X X H L	H L *H H L Q _o	L H *H L H Qo

H = high level (steady state)

L = low level (steady state)

X = irrelevant

♦ = transition from low to high level

 $\mathbf{Q_O}$ = the level of \mathbf{Q} before the indicated input conditions were established.

* This configuration is nonstable; that is, it will not persist when preset and clear inputs return to their inactive (high) level.

Table 10. Synthesizer Decade, Testing and Troubleshooting Procedures.

TEST	PROCEDURE	NORMAL INDICATION	IF INDICATION IS ABNORMAL
1. Setup	a. Remove top cover of the unit containing the synthesizer decade that is to be tested.		
	b. Remove cover from the synthesizer section of the unit.		
	c. Remove synthesizer decade and install it on an extender card and place it in the unit.		
	d. Set unit LINE SELECTOR switch to 115 V.		
	e. Connect unit to 115-V ac power source and set power on.		
	f. Measure dc voltage from P1-20 and P1-2 to P1-6 (ground).	+5.2 ±0.2 V dc.	Check unit synthesizer voltage regulator.
	g. Measure dc voltage from P1-10 to P1-6 (ground).	NLT +19.5 V dc, NMT +20.8 V dc.	Check unit synthesizer voltage regulator.
2. 100-kHz decade 623-2080-001	Note		
	CR1, CR2, CR3, and CR4 are located under metal can shields. These shields must be in place during testing and adjustments. Refer to figure 13 for test point locations on the rear of the synthesizer decade.		
	 a. Using a frequency counter, measure the high reference input between P1-14 and P1-4 (ground). 	800 ±50 kHz. Note actual frequency.	Check unit 10-kHz decade.
	b. Set FREQUENCY KHZ control on front panel to 09900.00 (or 09900.0).		
	c. Measure the dc voltage at the cathode end of CR3-CR4. (Refer to note and chart at end of test 2 for voltages and output frequencies at different 100-kHz settings.)	10.0 ±0.1 V dc.	Adjust L9 for 10.0 ±0.1 V dc. If L9 adjustment does not correct the problem, check Q4, Q5, and associated circuit.
	d. Using a frequency counter, measure the output between P1-1 and P1-11 (ground).	940 ±5 kHz. (Actual should equal 935 kHz plus one-tenth of the difference between 850 kHz and the actual frequency in step a.)	Adjust L7 for actual frequency required with 1.5 V dc at anode end of CR1-CR2. If L7 adjustment does not correct the problem, check Q1, Q2, and associated
(Cont)			circuits.

Table 10. Synthesizer Decade, Testing and Troubleshooting Procedures (Cont).

TEST	PROCEDURE	NORMAL INDICATION	IF INDICATION IS ABNORMAL
2. (Cont)	e. Measure the dc voltage at the anode end of CR1-CR2.	1.5 ±0.5 V de.	Same as step d.
	f. Note the dc voltage at the anode end of the anode end of CR1-CR2 while moving the 100-kHz frequency control from 9 down to 0.	NLT 1.0 V dc and NMT 2.0 V dc at any frequency control setting.	Adjust L7 so that all settings fall into the 1.0- to 2.0-V dc reading.
	g. Set FREQUENCY KHZ control on front panel to 09000.00 (or 09000.0).		
	h. Using a frequency counter, measure the high reference input between P1-14 and P1-4 (ground).	850 ±0.5 kHz.	Check unit 10-kHz decade.
	i. Using a frequency counter, measure the output between P1-1 and P1-11 (ground).	1035 ±0.5 kHz.	Check U11, U12, U13, and associated circuits.
	j. Set FREQUENCY KHZ control on front panel to 09900.00 (or 09900.0).		
	k. Using a frequency counter, measure the output between P1-1 and P1-11 (ground).	945 ±0.5 kHz.	Check U11, U12, U13, and associated circuits.
	l. Measure the dc voltage at P1-12 to ground.	NLT +3.5 V dc.	Check U3, U8, U9, and U10.
		Note	
		RCV FAULT, EXCTR FAULT, or R/E FAULT indicator lighting indicates that result of step m is satisfactory.	
	m. Ground P1-5 while noting the voltage at P1-12.	NMT 0.5 V dc.	Check U6, U7, U8, U9, and U10.
	n. Remove P1-5 ground.		
	o. Set front-panel PWR switch off.		
	p. Remove 10-kHz decade from unit under test.		
	q. Set front-panel PWR switch on.		
	r. Measure the dc voltage at P1-12 to ground.	NMT 0.5 V dc.	Check U1, U2,U3, and U10.
(Cont)	s. Set front-panel PWR switch off.		

Table 10. Synthesizer Decade, Testing and Troubleshooting Procedures (Cont).

TEST	PROCEDURE		NORMAL INDICATION	ON	IF INDICATION IS ABNORMATION IS ABNO	
2. (Cont)	t. Replace 10-kHz decade in uni test.	t under				
	The following chart is shown with an input frequency of 850 ±5 kHz. The actual output frequency with any input frequency can be determined using the following formula.					
	$AF = LF - 10 \text{ kHz} + \frac{85}{2}$					
	AF = actual output frequency	-		-4-1100 1**	. C	
	LF = output frequency 1		t for associ	ated 100-kH	z frequency digi	it.
	IF = actual input freque	ency.				
·	100-kHz FREQ DIGIT	CR3-CR DC VOI		FREQ (P1-1 (k	OUTPUT Hz)	
	9 8 7 6 5 4 3 2 1 0	10.00 ± *10.30 *10.55 *10.85 *11.15 *11.40 *11.70 *11.95 *12.25 *12.50	$\begin{array}{cccccccccccccccccccccccccccccccccccc$		5 5 5 5 .5 .5	
	Table shown with an input frequency of 850 ±5 kHz [front-panel FREQUENCY KHZ setting of 09X00.00 (or 09X00.0)]. *Reference voltage only. Voltages will vary from board to board.					
3. 10-kHz decade 623-2080-002	CR1, CR2, CR3, and CR4 are under metal can shields. The must be in place during testin adjustments. Refer to figure test point locations on the reasynthesizer decade. a. Using a frequency counter, must be high reference input between and P1-4 (ground).	se shields g and 13 for r of the	650 ±50 kH actual freq		Check unit 1-k decade.	.Hz
(Cont)	b. Set FREQUENCY KHZ control panel to 09990.00 (or 09990.0)					

Table 10. Synthesizer Decade, Testing and Troubleshooting Procedures (Cont).

TEST	PROCEDURE	NORMAL INDICATION	IF INDICATION IS ABNORMAL
3. (Cont)	c. Measure the dc voltage at the cathode end of CR3-CR4 (refer to note and chart at end of test 3 for voltages and output frequencies at different 10-kHz settings).	10.45 ±0.1 V dc.	Adjust L9 for 10.00 ±0.1 V dc. If L9 adjustment does not correct the problem, check Q4, Q5, and associated circuit.
	d. Using a frequency counter, measure the output between P1-1 and P1-11 (ground).	755 ±5 kHz. (Actual should equal 750 kHz plus one-tenth of the difference between 700 kHz and the actual frequency in step a.)	Adjust L7 for actual frequency required with 1.5 V dc at anode end of CR1-CR2. If L7 adjustment does not correct the problem, check Q1, Q2, and associated circuits.
	e. Measure the dc voltage at the anode end of CR1-CR2.	1.5 ±0.5 V dc.	Same as step d.
• .	f. Note the dc voltage of the anode end of CR1-CR2 while moving the 10-kHz frequency control from 9 down to 0.	NLT 1.0 V dc and NMT 2.0 V dc at any frequency control setting.	Adjust L7 so that all settings fall into the 1.0- to 2.0-V dc reading.
ı	g. Set FREQUENCY KHZ control on front panel to 09900.00 (or 09900.0).		
	h. Using a frequency counter, measure the high reference input between P1-14 and P1-4 (ground).	700 ±0.5 kHz.	Check unit 1-kHz decade.
	i. Using a frequency counter, measure the output between P1-1 and P1-11 (ground).	850 ±0.5 kHz.	Check U11, U12, U13, and associated circuits.
	j. Set FREQUENCY KHZ control on front panel to 09990.00 (or 09990.0).		
	k. Using a frequency counter, measure the output between P1-1 and P1-11 (ground).	760 ±0.5 kHz.	Check U11, U12, U13, and associated circuits.
	l. Measure the dc voltage at P1-12 to ground.	NLT +3.5 V dc.	Check U3, U8, U9, and U10.
		Note	
		RCV FAULT, EXCTR FAULT, or R/E FAULT indicator lighting indicates that result of step m is satisfactory.	
(Cont)	m. Ground P1-5 while noting the voltage at P1-12.	NMT 0.5 V de.	Check U6, U7, U8, U9, and U10.

Table 10. Synthesizer Decade, Testing and Troubleshooting Procedures (Cont).

TEST	PROCEDURE		NORMA: INDICAT		IF INDICATION IS ABNORMAL				
3. (Cont)	n. Remove P1-5 ground.								
	o. Set front-panel PWR swite	et front-panel PWR switch off.							
	p. Remove 1-kHz decade fro	m unit under							
	q. Set front-panel PWR swite	ch on.							
	r. Measure the dc voltage at ground.	P1-12 to	NMT 0.5	V dc.	Check U1, U2, U3, and U10.				
	s. Set front-panel PWR switch	t front-panel PWR switch off.							
	t. Replace 1-KHZ decade in test.	unit under							
	The following chart is shown with an input frequency of 700 ±5 kHz. The actual output frequency with any input frequency can be determined using the following formula.								
	$AF = LF - 10 \text{ kHz} + \frac{700 \text{ kHz} - IF}{10}$.								
	AF = actual output free	10							
	LF = output frequency	-	m nagooid	atod 10 kHz fr	ognopov digit				
	IF = actual input frequency		associa	ited 10-kHZ II	equency digit.				
	10-kHz FREQ DIGIT	CR3-CR4 DC VOLTA							
	9	10.00 ±0.1		760 ±0.5					
	8 7	*10.30 *10.55		770 ±0.5 780 ±0.5					
	6 5	*10.85 *11.10		790 ± 0.5 800 ± 0.5					
	4	*11.40		810 ±0.5					
	$\begin{vmatrix} 3 \\ 2 \end{vmatrix}$	*11.75 *12.00		820 ± 0.5 830 ± 0.5					
	1	*12.35		840 ±0.5					
	0	*12.65		850 ± 0.5					
		Note							
	[front-panel]	Table shown with an input frequency of 700 ±5 kHz [front-panel FREQUENCY KHZ setting of 099X0.00 (or 099X0.0)].							
	*Reference vo board to board.	oltage only. Volta	ages will	vary from					
				•					

Table 10. Synthesizer Decade, Testing and Troubleshooting Procedures (Cont).

TEST	PROCEDURE	NORMAL	IF INDICATION
		INDICATION	IS ABNORMAL
4. 1-kHz decade 623-2080-003	Note		
	CR1, CR2, CR3, and CR4 are located under metal can shields. These shields must be in place during testing and adjustments. Refer to figure 13 for test point locations on the rear of the synthesizer decade.		
	a. Using a frequency counter, measure the high reference input between P1-14 and P1-4 (ground).	550 ±50 kHz. Note actual frequency.	Check unit 100-kHz decade.
	b. Set FREQUENCY KHZ control on front panel to 09999.00 (or 09999.0).		
	c. Measure the dc voltage at the cathode end of CR3-CR4 (refer to note and chart at end of test 4 for voltages and output frequencies at different 1-kHz settings).	10.0 ±0.1 V dc.	Adjust L9 for 10.0 ±0.1 V dc. If L9 adjustment does not correct the problem, check Q4, Q5, and associated circuit.
	d. Using a frequency counter, measure the output between P1-1 and P1-11 (ground).	605 ±5 kHz. (Actual should equal 600 kHz plus one-tenth of the difference between 610 kHz and the actual frequency in step a.)	Adjust L7 for actual frequency required with 1.5 V dc at anode end of CR1-CR2. If L7 adjustment does not correct the problem, check Q1, Q2, and associated circuits.
	e. Measure the dc voltage at the anode end of CR1-CR2.	1.5 ±0.5 V dc.	Same as step d.
	f. Note the dc voltage at the anode end of CR1-CR2 while moving the 1-kHz frequency control from 9 down to 0.	NLT 1.0 V dc and NMT 2.0 V dc at any frequency control setting.	Adjust L7 so that all settings fall into the 1.0- to 2.0-V reading.
	g. Set FREQUENCY KHZ control on front panel to 09990.00 (or 09990.0).		,
	h. Using a frequency counter, measure the high reference input between P1-14 and P1-4 (ground).	600 ±0.5 kHz.	Check unit 100-kHz decade.
	i. Using a frequency counter, measure the output between P1-1 and P1-11 (ground).	700 ±0.5 kHz.	Check U11, U12, U13, and associated circuits.
(Cont)	j. Set FREQUENCY KHZ control on front panel to 09999.00 (or 09999.0).		
		l	

Table 10. Synthesizer Decade, Testing and Troubleshooting Procedures (Cont).

TEST	PROCEDURE	NORMAL INDICATION	IF INDICATION IS ABNORMAL			
4. (Cont)	k. Using a frequency counter, measure the output between P1-1 and P1-11 (ground).	610 ±0.5 kHz.	Check U11, U12, U13, and associated circuits.			
	l. Measure the dc voltage at P1-12 to ground.	NLT +3.5 V dc.	Check U3, U8, U9, and U10.			
		RCV FAULT, EXCTR FAULT, or R/E FAULT indicator lighting indicates that result of step m is satisfactory.				
	m. Ground P1-5 while noting the voltage at P1-12.	NMT 0.5 V dc.	Check U6, U7, U8, U9, and U10.			
	n. Remove P1-5 ground.					
	o. Set front-panel PWR switch off.					
	p. Remove decade in 100-Hz slot (A18) from unit under test.					
	q. Set front-panel PWR switch on.					
	r. Measure the dc voltage at P1-12 to ground.	NMT 0.5 V dc.	Check U1, U2, U3, and U10.			
	s. Set front-panel PWR switch off.					
	t. Replace decade in 100-Hz slot (A18) in unit under test.					
		Note	1			
·	The following chart is shown with an input frequency of 600 ±5 kHz. The actual output frequency with any input frequency can be determined using the following formula.					
	$AF = LF - 10 \text{ kHz} + \frac{600 \text{ kHz} - IF}{10}$.					
	AF = actual output frequency at P1-	1.	·			
	LF = output frequency listed in char	t for associated 1-kHz f	requency digit.			
(Cont)	IF = actual input frequency.					

Table 10. Synthesizer Decade, Testing and Troubleshooting Procedures (Cont).


TEST	PROCEDURE			NORMAL INDICATION		IF INDICATION IS ABNORMAL	
4. (Cont)		1-kHz FREQ DIGIT	CR3-CR DC VOI				
		9 8 7 6 5 4 3 2 1	10.00 ± *10.40 *10.85 *11.25 *11.70 *12.10 *12.55 *12.95 *13.40 *13.80	±0.1	610 ±0.: 620 ±0.: 630 ±0.: 640 ±0.: 650 ±0.: 660 ±0.: 670 ±0.: 680 ±0.: 690 ±0.:	5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5	
		Table shown w [front-panel F (or 0999X.0)]. *Reference vol board to board.	REQUENCY	requency of KHZ setting	g of 0999X.00		
5. 100/10-Hz decade 623-2080-004	Note CR1, CR2, CR3, and CR4 are located under metal can shields. These shields must be in place during testing and adjustments. Refer to figure 13 for test-point locations on the rear of the synthesizer decade. a. Using a frequency counter, measure the high reference input between P1-14 and P1-4 (ground). b. If decade installed in 100-Hz slot (A18), set FREQUENCY KHZ control to 09999.90 (or 09999.9). If decade installed in 10-Hz slot (A17), set FREQUENCY KHZ control to		550 ±50 kl actual free		Check unit 10-Hz decade or end decade.		
(Cont)	end of at end	re the dc voltage at the CR3-CR4 (refer to not of test 5 for voltages a ncies at different 100-s).	e and chart ind output	9.5 ±0.1 V	de.	Adjust L9 for 9.5 ±0.1 V dc. If L9 adjustment does not correct the problem, check Q4, Q5, and associated circuit.	

Table 10. Synthesizer Decade, Testing and Troubleshooting Procedures (Cont).

TEST	PROCEDURE	NORMAL INDICATION	IF INDICATION IS ABNORMAL
5. (Cont)	d. Using a frequency counter, measure the output between P1-1 and P1-11 (ground).	515 ±5 kHz. (Actual should equal 510 kHz plus one-tenth of the difference between 600 kHz and the actual frequency in step a.)	Adjust L7 for actual frequency required with 1.5 V dc at anode end of CR1-CR2. If L7 adjustment does not correct the problem, check Q1, Q2, and associated circuits.
	e. Measure the dc voltage at the anode end of CR1-CR2.	1.5 ±0.5 V dc.	Same as step d.
	f. Note the dc voltage at the anode end of CR1-CR2 while moving the 100- or 10-Hz frequency control from 9 down to 0 (Change 100-Hz control if installed as 100-Hz decade or 10-Hz control if installed as 10-Hz decade).	NLT 1.0 V dc and NMT 2.0 V dc at any frequency control setting.	Adjust L7 so that all settings fall into the 1.0- to 2.0-V dc reading.
	g. If decade installed in 100-Hz slot (A18), set FREQUENCY KHZ control on front panel to 09999.00 (or 09999.0).		
	If decade installed in 10-Hz slot, set FREQUENCY KHZ control on front panel to 09999.90.		
	h. Using a frequency counter, measure the high reference input between P1-14 and P1-4 (ground).	600 ±0.5 kHz.	Check unit 10-Hz decade or end decade.
	i. Using a frequency counter, measure the output between P1-1 and P1-11 (ground).	600 ±0.5 kHz.	Check U11, U12, U13, and associated circuits.
	j. If decade installed in 100-Hz slot (A18), set FREQUENCY KHZ control on front panel to 09999.90 (or 09999.9).		
	If decade installed in 10-Hz slot (A18), set FREQUENCY KHZ control on front panel to 09999.99.		
	k. Using a frequency counter, measure the output between P1-1 and P1-11 (ground).	510 ±0.5 kHz.	Check U11, U12, U13, and associated circuits.
	l. Measure the dc voltage at P1-12 to ground.	NLT +3.5 V dc.	Check U3, U8, U9, and U10.
		RCV FAULT, EXCTR FAULT, or R/E FAULT indicator lighting indicates that result of step m is satisfactory.	
(Cont)	m. Ground P1-5 while noting the voltage at P1-12.	NMT 0.5 V dc.	Check U6, U7, U8, U9, and U10.

Table 10. Synthesizer Decade, Testing and Troubleshooting Procedures (Cont).

TEST	PROCEDURE	NORMAL INDICAT	l l	
5. (Cont)	n. Remove P1-5 ground. o. Set front-panel PWR switch p. If testing decade installed in slot (A18), remove decade i (A17) slot from unit under t If testing decade installed in (A17), remove end decade from the decade that was removed. s. Set front-panel PWR switch t. Replace decade that was removed the following chart is shown frequency with any input free decade that the decade decade that was removed to the decade decade that was removed to the following chart is shown frequency with any input free decade decade decade decade that was removed to the following chart is shown frequency with any input free decade decade decade decade that was removed to the following chart is shown frequency with any input free decade decade decade that was removed to the following chart is shown frequency with any input free decade decade decade that was removed to the following chart is shown frequency with any input free decade decade that was removed to the following chart is shown frequency with any input free decade decade that was removed to the following chart is shown frequency with any input free decade decade that was removed to the following chart is shown frequency with any input free decade decade that was removed to the following chart is shown freedom to the following chart is shown f	on. 100-Hz est. 10-Hz est. 10-Hz slot rom unit on. 11-12 to NMT 0.5 off. noved in with an input frequency quency can be determined 100 kHz - IF 10 quency at P1-1. listed in chart for associated	of 600 ±5 kHz. The actu	al output nula.
	frequency digit (A17) slot, 10-1	CR3-CR4 DC VOLTAGE 10.0 ±0.1 **10.5 **11.0 **11.5 **12.0 **12.5 **13.0 **13.5 **14.0 **14.5 talled in 100-Hz (A18) sl position. If decade instate frequency digit position of the collage only. Voltages with the collage only.	ulled in 10-Hz n.	



TP5-3056-011

Synthesizer Decade, Rear View Figure 13

4. ALIGNMENT/ADJUSTMENT

4.1 L7 and L9 Selection, and Decade Strapping

Note

L7 and L9 can be replaced only by removing the metal cans that cover them. In emergency repairs L7, L9, and strapping can be changed on any synthesizer decade 623-2080-() to make the required decade (100 kHz, 10 kHz, 1 kHz, or 100/10 Hz). When L7, L9, and straps are installed as follows, the indicated decade is constructed. Testing and adjustments must be made to ensure proper operation.

4.1.1 100-kHz Decade 623-2080-001

- a. Install L7, 6.75 to 11.25 μ H, (242-0441-030).
- b. Install L9, 6.75 to 11.25 μ H, (242-0441-030).
- c. Strap A to 1 and B to 2.

4.1.2 10-kHz Decade 623-2080-002

- a. Install L7, 6.75 to 11.25 μ H, (242-0441-030).
- b. Install L9, 12.0 to 18.0 μ H, (242-0441-040).
- c. Strap B to 2 and C to 1.

4.1.3 1-kHz Decade 623-2080-003

- a. Install L7, 12.0 to 18.0 μH, (242-0441-040).
- b. Install L9, 20.8 to 31.2 μ H, (242-0441-050).
- c. Strap B to 2 and 1 to 2.

4.1.4 100/10-Hz Decade 623-2080-004

- a. Install L7, 20.8 to 31.2 μ H, (242-0441-050).
- b. Install L9, 20.8 to 31.2 μ H, (242-0441-050).
- c. Strap B to 2 and 1 to 2.

4.2 Adjustment of L7 and L9

Note

If either L7 or L9 is replaced, both must be adjusted. Metal can shields must be installed before making these adjustments.

Refer to table 8. Perform the test procedures applicable to the associated decade.

a. For L7 and L9 adjustment in 100-kHz decade, perform test 2, steps a through d.

- b. For L7 and L9 adjustment in 10-kHz decade, perform test 3, steps a through d.
- c. For L7 and L9 adjustment in 1-kHz decade, perform test 4, steps a through d.
- d. For L7 and L9 adjustment in 100/10-Hz decade, perform test 5, steps a through d.

5. REPAIR

Repair of the synthesizer decade is accomplished using the standard planar card repair procedures. Refer to the maintenance section of this instruction book for planar card repair procedures.

6. PARTS LIST/DIAGRAMS

This paragraph assists in identification, requisition, and issuance of parts and in maintenance of the equipment. A parts location illustration, schematic diagram, parts list tabulation, and modification history are included in the schematic diagram (figure 14). The parts location illustration is a design engineering drawing that shows exact component placement on the circuit cards.


Use the reference designator indicated on schematic and parts location diagram to locate parts in the parts list tabulation. The Collins part number and description are listed for each reference designator.


Modifications are identified by an alphanumeric identifier assigned to each design change. These identifiers are referenced in the DESCRIPTION column of the parts list in parentheses and on the schematic diagram inside an arrow that points at the change. Each change relates to the revision identifier (REV) stamped on the circuit card/subassembly and is listed in the EFFECTIVITY column of the modification history.

Listed below are the circuit cards/subassemblies with the latest effectivity covered by these instructions.

CIRCUIT CARD/ SUBASSEMBLY	COLLINS PART NUMBER	LATEST EFFECTIVITY
100-kHz synthesizer decade	623-2080-001	REV E
10-kHz synthesizer decade	623-2080-002	REV E
1-kHz synthesizer decade	623-2080-003	REV E
100/10-Hz synthesizer decade	623-2080-004	REV E
Decade circuit card	635-0650-001	REV K
Mixer if board	635-0651-001	REV A

25






RECEPTION COLUMN		PARTS LIST				PARTS LIST (Cont)				MODIFICATION HISTORY	
Manual Process Manu	DES	DESCRIPTION	PART NO	ON CODE	REF	DESCRIPTION	COLLINS PART	USABLE ON CODE	REVISION	DESCRIPTION OF REVISION AND REASON FOR CHANGE	EFFECTIVITY
		SYNTH 100-kHz DECADE 623-2080-001		· >	C40	CAPACITOR, FXD, CER DIEL, 2200pF, 10%, 100V	913-3281-160		A1	Added A2L13, 1.5µH	635-0650-0
MADERINF BOARD MADERINF BOARD A 62-468-001 C 64		SYNTH 1-kHZ DECADE 623-2080-003 SYNTH 100/10-Hz DECADE 623-2080-004			2 2	CAPACITOR, FXD, MICA DIEL, 110pF, 5%, 500V CAPACITOR, FXD, CER DIEL, 2200pF, 10%, 100V	912-3882-000 913-3281-160				above
LESCADE (BOAD) 1.00 CLEF (WAR 25-11/35-H 1.00	<u>A</u> 1	MIXED/IE BOARD		•	C46,C47	CAPACITOR, FXD, MICA DIEL, 100pF, 5%, 500V	912-3879-000				
Coll. Fig. Van 27:517:554 220-2441-200 A	A ?	DECADE BOARD	635-0651-001		- 2	CAPACITOR, FXD, CER DIEL, 0.1 µF, 20%, 50V	913-3279-200				
COIL, RE VAR 10 YALLAM COIL, RE VAR 12 YALLAM	1.7 L1-L6	NOTUSED	***		<u>د</u> :	COIL, RF, 33µH	240-2047-000				
NOT LISED OCIL, RF, VAR, 2043-372,M NOT LISED OCIL, RF, VAR, 2043-372,M COLL, RF, VAR, 2043-372,M COLL, RF, VAR, 2043-372,M COLL, RF, VAR, 2043-372,M ACCOUNTY, VAR, 2043-372,M COLL, RF, VAR, 2043-372,M ACCOUNTY, VAR, 2043-372,M	נן נ	COIL, RF, VAR, 0.75-11.25µm	242-0441-030 242-0441-040	D .	: G	COIL, RF, 100µH	240-2047-000				
COIL, FE, VAR, 23,514,34 COIL, FE, VAR, 23,	۲,	COIL, RF, VAR, 20.8-31.24H	242-0441-050	0 (2	COIL, RF, 2200µH COIL, RF, 1800µH	240-2715-530 240-2715-520				
COLI, RP, VAR, 12 943, 14. CAPACITOR, PDD, GERD ELC, 11, 26, 50, 500 CAPACITOR, PDD, GERD ELC, 11, 26, 50, 500 CAPACITOR, PDD, MEAD BEL, 2015, 504, 500 CAPACITOR, PDD, MEAD BEL, 2015, 704, 500 CAPACITOR, PDD	.	COIL, RF, VAR, 6.75-11.25 ₄ H	242-0441-030	•	. 7 . 6	COIL, RF, 100µH	240-2047-000				
MARSIT BARRAD AT 885-881-201 CAPACITOR P.D. BECTIT, 68,67,10%, W 18-3973-200 CAPACITOR P.D. MCA DEL. 309,67,10%, W 38-3973-200 CAPACITOR P.D. MCA DEL. 309	<u>.</u> 6	COIL, RF, VAR, 12-18#H	242-0441-040	00 3	۳ د	COIL, RF, 100µH	240-2047-000				
CAPACITOR FOO EROTEL, 15, 20%, 50% 194, 2086-200 10 CAPACITOR FOO EROTEL, 15, 20%, 50% 193, 2379-210 0 CAPACITOR, FOO EROTEL, 101, 20%, 50% 193, 2379-210 0 CAPACITOR, FOO CRED REL, 011, 20%, 50% 193, 2379-210 0 CAPACITOR, FOO CRED REL, 011, 20%, 50% 193, 2379-210 0 CAPACITOR, FOO CRED REL, 101, 107, 20%, 50% 193, 2379-210 0 CAPACITOR, FOO CRED REL, 101, 107, 20%, 50% 193, 2379-210 0 CAPACITOR, FOO CRED REL, 101, 107, 20%, 50% 193, 2379-210 R1 RESISTOR, FOO CAPSA, 100%	5	COIL, HF, VAH, 20.8-31.2µH	242-0441-050	C,D	. F9	NOTUSED	;				
0 CAPACITOR, PAO, ELCTLT, 8.8.F., 10%, 6.9V 134279-200 01 11 CAPACITOR, 2014, 127, 128, 1297 100 02-04 TRANSISTOR, 202694 (1.17) 11 CAPACITOR, 2014, 127, 1274, 2014, 2014 100 02-04 TRANSISTOR, 202694 (1.17) 11 CAPACITOR, 2014, 2014, 2014, 2014 100 02-04 RESISTOR, 2014, 2014, 2014, 2014, 2014, 2014 100 02-04 RESISTOR, 2014		MIXER/IF BOARD A1 635-0651-001			L10 L10	COIL, RF, 33µH	240-2041-000				
8 CONTROL ROLLELLI, 18-86, 100-80 8 CAPACITOR ROLLELLI, 2014, 2004 8 CAPACITOR ROLLELLI, 2014, 2004 8 CAPACITOR ROLLELLI, 1965, 1694 8 CAPACITOR ROLLELLI, 1967, 1694 8 CAPACITOR ROLLELI, 1967, 1694 9 CAPACITOR ROLL	2				L13	COIL, RF, 1.5 _{\(\mu\)} H (A1)	240-2025-000				
SIGNICIAL CLAPACITOR INDICESTRIC CONTROL 2016; 2019, 6007 SIGNICIAL COLORED ROM MICHOLET, 2019, 6007 SIGNICI	C101	CAPACITOR, FXD, ELCTLT, 6.8 _{\mu} F, 10%, 6V CAPACITOR CER DIEL 0.1E 20% 50V	184-9086-020		ō	TRANSISTOR, 2N2369A	352-0596-030				
6 6 CAPACITOR PCO, MICA DIEL, 26PF, 59, 100V 912-2815-2000 R2 R2 RESISTOR PCO CAPACITOR PCO, MICA DIEL, 26PF, 59, 200V 912-2812-2000 R2 R2 RESISTOR PCO CAPACITOR PCO, MICA DIEL, 20PF, 59, 200V 912-2812-2000 R3 R2 RESISTOR PCO CAPACITOR PCO, MICA DIEL, 20PF, 59, 200V 912-2812-2000 R4 R2 RESISTOR PCO CAPACITOR PCO, MICA DIEL, 20PF, 59, 200V 912-2812-2000 R4 R2 RESISTOR PCO CAPACITOR PCO, MICA DIEL, 20PF, 59, 200V 912-2812-2000 R4 R2 RESISTOR PCO CAPACITOR PCO, MICA DIEL, 20PF, 59, 200V 913-2412-2000 R4 R2 RESISTOR PCO CAPACITOR PCO, MICA DIEL, 20PF, 59, 200V 913-2412-2000 R4 R2 RESISTOR PCO CAPACITOR PCO, MICA DIEL, 20PF, 59, 200V 913-2412-2000 R4 R2 RESISTOR PCO CAPACITOR PCO, MICA DIEL, 20PF, 59, 200V 913-2412-2000 R4 R2 RESISTOR PCO CAPACITOR PCO, MICA DIEL, 20PF, 59, 200V 913-2412-2000 R4 R2 RESISTOR PCO CAPACITOR PCO, MICA DIEL, 20PF, 59, 200V 913-2412-2000 R4 R2 RESISTOR PCO CAPACITOR PCO, MICA DIEL, 20PF, 59, 200V 913-2412-2000 R4 R2 RESISTOR PCO CAPACITOR PCO, MICA DIEL, 20PF, 59, 200V 913-2412-200 R4 R2 RESISTOR PCO CAPACITOR PCO, MICA DIEL, 20PF, 59, 200V 913-2412-200 R4 R3 RESISTOR PCO CAPACITOR	C103,C104	CAPACITOR, CER DIEL, 0.01µF, 20%, 50V	913-3279-200 913-3279-110			TRANSISTOR, 2N918	352-0440-000				
## CAPACITOR PIO, MICA DIEL, 26F, 58, 500V 912-3802-000 R2 CAPACITOR PIO, MICA DIEL, 109F, 595 500V 912-3807-000 R3 CAPACITOR PIO, MICA DIEL, 109F, 595 500V 912-3807-000 R3 CAPACITOR PIO, MICA DIEL, 109F, 595, 500V 912-3807-000 R4 CAPACITOR PIO, MICA DIEL, 109F, 595, 500V 912-3807-000 R4 CAPACITOR PIO, MICA DIEL, 109F, 595, 500V 913-3279-100 R4 CAPACITOR PIO, CERD RIC, 001F, 20%, 500V 913-3279-100 R7 RESISTOR PIO CAPSN, 1000, 10%, 1/4W 745-080-000 R7 RESISTOR PIO CAPSN, 1000, 10%, 1/4W RESISTOR, PIO CAPSN, 1	C105	CAPACITOR, FXD, MICA DIEL, 330pF, 5%, 100V	912-3915-000		3 S	RESISTOR, FXD. CMPSN. 4.7K0.10%, 1/4W	352-0596-030				
Bear Capaciticis Pick Michael Diet	C106	CAPACITOR, FXD, MICA DIEL, 24pF, 5%, 500V	912-3843-000		2 23	RESISTOR, FXD, CMPSN, 1KQ, 10%, 1/4W	745-0749-000				
10 00 CAPACITOR, PAD CRID, ADRIL, 2006; 58, 5000 912-3952-300 10 CAPACITOR, PAD CRID (EL, 001); 6704, 2007 912-3010 11.1CH12 COLLER, 1009; 1074, 2007 912-3010 10 CAPACITOR, PAD CRID (EL, 1009); 1074, 2007 912-3010 10 CAPACITOR, PAD CRID (EL, 1009); 1074, 2007 912-3010 10 CAPACITOR, PAD CRID (EL, 1004); 1074, 1074 10 CAPACITOR, PAD CRID (EL, 1004); 1074 10 CAPACITOR, PAD CRID (EL, 1004); 1074 10 CAPACITOR, PAD CRID (EL, 1004); 1074 11 CRID (EL	C108	CAPACITOR, FXD, MICA DIEL, 10pF, 0.5pF, 500V	912-3837-000		R 33	RESISTOR, FXD, CMPSN, 1.5KQ, 10%, 1/4W	745-0755-000				
Ticht	C109	CAPACITOR, FXD, MICA DIEL, 220pF, 5%, 500V	912-3903-000		R5	RESISTOR, FXD, FILM, 715Ω, 1%, 1/8W	705-0989-000				
101-11.04 COIL_RF, 100,HF 101.RF 100,HF 100,	C111,C112	CAPACITOR, FXD, CER DIEL, 1000pF, 10%, 200V	913-4018-000		B7 B8	RESISTOR, FXD, CMPSN, 10KΩ, 10%, 1/4W	745-0785-000				
FRANCISION, NUMBER, 101, 10%, 1/4W 745-0722-000 R10 RESSTOR, PDO, CAMPSN, 4704, 10%, 1/4W RESSTOR, PDO, CAMPSN, 4704	L101-L104	COIL, RF, 100, H	240-2047-000		R9	RESISTOR, FXD, CMPSN, 2700, 10%, 174W	745-0728-000				
RESISTOR, POD, CAMPSN, 1001, 10%, 1/4W RESISTOR, POD, CAMPSN, 1001, 10%, 10%, 1/4W RESISTOR, POD, CAMPSN, 1001, 10%, 10%, 1/4W RESISTOR, POD, CAMPSN, 1001, 10%, 10%, 1/4W RESISTOR, POD, CAMPSN, 1001, 10%, 10%, 1/4W RESISTOR, POD, CAMPSN, 1001, 10%, 10%	R101,R102	RESISTOR, FXD, CMPSN, 0.10MQ, 10%, 1/4W	352-J093-010 745-0821-000		R10	RESISTOR, FXD, CMPSN, 47KΩ, 10%, 1/4W	745-0809-000				
RESISTOR, FXD, CMPSN, 1000, 10%, 1/4W RESISTOR, FXD, CMPSN, 2000, 104, 10%, 1/4W RESISTOR, FXD, CMPSN, 2000, 104, 10%, 1/4W RESISTOR, FXD, CMPSN, 2000, 104, 104, 104, 104, 104, 104, 104,		RESISTOR, FXD, CMPSN, 1KΩ, 10%, 1/4W	745-0749-000		R12	RESISTOR FXD CMPSN, 3.3KQ, 10%, 1/4W	745-0767-000				
RESISTOR, FXD, CAMESN, 4701, 10%, 1/4W 277 RESISTOR, FXD, CAMESN, 4701, 10%, 1/4W 278 RESISTOR, FXD, CAMESN, 4701, 10%, 1/4W 279 RESISTOR, FXD, CAMESN, 4701, 10%, 1/4W 270 RESISTOR, FXD, CAMESN, 4701, 10%, 1/4W 271 RESISTOR, FXD, CAMESN, 2701, 10%, 1/4W 272 RESISTOR, FXD, CAMESN, 2701, 10%, 1/4W 273 RESISTOR, FXD, CAMESN, 2701, 10%, 1/4W 274 RESISTOR, FXD, CAMESN, 2701, 10%, 1/4W 275 RESISTOR, FXD, CAMESN, 27		RESISTOR, FXD, CMPSN, 1800, 10%, 1/4W RESISTOR, FXD, CMPSN, 10K0, 10%, 1/4W	745-0722-000		R13	RESISTOR, FXD, CMPSN, 12KΩ, 10%, 1/4W	745-0788-000				
1-CR4 DECADE BOARD AZ 885-0860-001 RESISTOR, FXO, CHAPSN, 4701, 10%, 14W DECADE BOARD AZ 885-0860-001 DECADE BOARD AZ 885-0860-001 RESISTOR, FXO, CHAPSN, 4701, 10%, 14W DECADE BOARD AZ 885-0860-001 DECADE BOARD AZ 885-0860-001 SEMICOND DEVICE, MY109 CAPACITOR, FXO, ECIT, 158, F. 20%, 8V CAPACITOR, FXO, ECIT, 158, F. 20%, 5V CAPACITOR, FXO, ECIT, 158, F. 20	-	RESISTOR, FXD, CMPSN, 1000, 10%, 1/4W	745-0713-000		R15	RESISTOR, FXD, CMPSN, 4./KΩ, 10%, 1/4W	745-0773-000 745-0761-000				
DECADE BOARD A2 835-0850-001 R18 RESISTOR, FXD, CMPSN, 23KI, 10%, 1/4W R20 CAPACITOR, FXD, ELCTL, 169,F, 20%, 8V CAPACITOR, FXD, MICA DIEL, 1006,F, 5%, 500V CAPACITOR, FXD, ELCTL, 169,F, 500V CAPACITOR, FXD, ELCTL, 169,F, 5%, 500V CAPACITOR, FXD, MICA DIEL, 1006,F, 20%, 28V CAPACITOR, FXD, MICA DIEL, 1006,F, 20%, 28V CAPACITOR, FXD, CERD DIEL, 01,F, 20%, 50V CAPACITOR, FXD, CERD		INTEGRATED CKT, F4049BPC	745-0737-000 351-8159-210		R16	RESISTOR, FXD, CMPSN, 470Ω, 10%, 1/4W	745-0737-000 745-0761-000				
SEMICOND DEVICE, MY109 CAPACITOR, FXD, CHY01, 1894F, 20%, 6V CAPACITOR, FXD, MICA DIEL, 1009F, 5%, 500V CAPACITOR, FXD, CHE DIEL, 011, 100, 11, 10		DECADE BOARD AS 635-0650-001			R18	RESISTOR, FXD, CMPSN, 3.3KΩ, 10%, 1/4W	745-0767-000				
SEMICOND DEVICE, MY/09 S92-8124-040 R21,R22 RESISTOR, FXD, CMPSN, 1770, 10%, 1/4W					R20	RESISTOR, FXD, CMPSN, 1001, 10%, 1/4W	745-0713-000				
C3 CAPACITOR, FXD, CELT II. 1991; 5.00 912-397-000 R23 RESISTOR, FXD, CMPSN, 4.7KI, 10%, 14W CAPACITOR, FXD, MICA DIEL, 2095; 5%, 500V 912-3981-000 R25 RESISTOR, FXD, CMPSN, 4.7KI, 10%, 14W CAPACITOR, FXD, MICA DIEL, 2095; 5%, 500V 912-3981-000 R27 RESISTOR, FXD, CMPSN, 17KI, 10%, 14W CAPACITOR, FXD, MICA DIEL, 2095; 5%, 500V 912-3981-000 R27 RESISTOR, FXD, CMPSN, 12KI, 10%, 14W CAPACITOR, FXD, MICA DIEL, 2095; 5%, 500V 912-3981-000 R27 RESISTOR, FXD, CMPSN, 12KI, 10%, 14W CAPACITOR, FXD, MICA DIEL, 10595; 5%, 500V 912-3981-000 R27 RESISTOR, FXD, CMPSN, 12KI, 10%, 14W CAPACITOR, FXD, MICA DIEL, 10595; 5%, 500V 912-3981-000 R29 RESISTOR, FXD, CMPSN, 12KI, 10%, 14W CAPACITOR, FXD, MICA DIEL, 10595; 5%, 500V 912-3981-000 R29 RESISTOR, FXD, CMPSN, 12KI, 10%, 14W CAPACITOR, FXD, CERD DIEL, 014F, 20%, 50V 913-2379-100 R30 RESISTOR, FXD, CMPSN, 12KI, 10%, 14W CAPACITOR, FXD, CERD DIEL, 014F, 20%, 50V 913-2379-200 UJ NITEGRATED CKT, FXD, CMPSN, 14W CAPACITOR, FXD, CERD DIEL, 014F, 20%, 50V 913-2379-200 UJ NITEGRATED CKT, FXD, CMPSN, 14W CAPACITOR, FXD, CERD DIEL, 014F, 20%, 50V 913-2379-200 UJ NITEGRATED CKT, FXD, CMPSN, 14W CAPACITOR, FXD, CERD DIEL, 014F, 20%, 50V 913-2379-200 UJ NITEGRATED CKT, FXD, CMPSN, 14W CAPACITOR, FXD, CERD DIEL, 014F, 20%, 50V 913-2379-200 UJ NITEGRATED CKT, FXD, CMPSN, 14W CAPACITOR, FXD, CERD DIEL, 014F, 20%, 50V 913-2379-200 UJ NITEGRATED CKT, FXD, CMPSN, 14W N	CR1-CR4	SEMICOND DEVICE, MV109	922-6124-040		R21,R22	RESISTOR, FXD, CMPSN, 270Ω, 10%, 1/4W	745-0728-000				
CAPACITOR, FXO, MICA DIEL, 180pf, 5%, 500V 912-3891-000 R25 RESISTOR, FXO, MPSN, 174W, 174W CAPACITOR, FXO, MICA DIEL, 20pf, 5%, 500V 912-3891-000 R27 RESISTOR, FXO, MPSN, 174W CAPACITOR, FXO, MICA DIEL, 20pf, 5%, 500V 912-3891-000 R29 R25STOR, FXO, CMPSN, 174W CAPACITOR, FXO, MICA DIEL, 150pf, 5%, 500V 912-3891-000 R29 R25STOR, FXO, CMPSN, 126W, 109W, 174W CAPACITOR, FXO, MICA DIEL, 150pf, 5%, 500V 912-3891-000 R29 R25STOR, FXO, CMPSN, 126W, 109W, 174W CAPACITOR, FXO, MICA DIEL, 150pf, 5%, 500V 912-3891-000 R29 R25STOR, FXO, CMPSN, 126W, 109W, 174W CAPACITOR, FXO, CER DIEL, 0.01µF, 20%, 50V 912-3891-000 R29 R25STOR, FXO, CMPSN, 156W, 109W, 174W CAPACITOR, FXO, CERD DIEL, 0.1µF, 20%, 50V 912-3895-000 U2 INTEGRATED CKT, SNY4LS7AN R25STOR, FXO, CMPSN, 150W, 109W, 174W R25STOR, FXO, CMPSN, 150W, 174W R25STOR, FXO, CMPSN,	C2, C3	CAPACITOR, FXD, MICA DIEL, 100pF, 5%, 500V	912-3879-000		R23	RESISTOR, FXD, CMPSN, 4.7KΩ, 10%, 1/4W	745-0773-000				
CAPACITOR, FXD, MICA DIEL, 1905; 5%, 500V 912-3937-000 CAPACITOR, FXD, MICA DIEL, 2095; 5%, 500V 912-3935-000 CAPACITOR, FXD, MICA DIEL, 220p5; 5%, 500V 912-3935-000 R28 CAPACITOR, FXD, MICA DIEL, 1906; 5%, 500V 912-3935-000 R29 CAPACITOR, FXD, MICA DIEL, 1906; 5%, 500V 912-3935-000 R29 CAPACITOR, FXD, MICA DIEL, 1906; 5%, 500V 912-3931-000 R29 CAPACITOR, FXD, CERD DIEL, 0039; F, 10%, 100V 913-391-390 CAPACITOR, FXD, CERD DIEL, 0039; F, 10%, 10% CAPACITOR, FXD, CERD DIEL, 0039; F, 10%, 10% CAPACITOR, FXD, CERD DIEL, 01; F, 20%, 50V 913-391-390 CAPACITOR, FXD, CERD DIEL, 01; F, 20%, 50V 913-391-200 CAPACITOR, FXD, CERD DIEL, 01; F, 20%, 50V 913-3279-200 CAPACITOR, FXD, CERD DIEL, 01; F, 20%, 50V 913-3279-210 CAPACITOR, FXD, CERD DIEL, 01; F, 20%, 50V 913-3279-210 CAPACITOR, FXD, CERD DIEL, 01; F, 20%, 50V 913-3279-210 CAPACITOR, FXD, CERD DIEL, 01; F, 20%, 50V 913-3279-210 CAPACITOR, FXD, CERD DIEL, 01; F, 20%, 50V 913-3279-210 CAPACITOR, FXD, CERD DIEL, 01; F, 20%, 50V 913-3279-210 CAPACITOR, FXD, CERD DIEL, 01; F, 20%, 50V 913-3279-210 CAPACITOR, FXD, CERD DIEL, 01; F, 20%, 50V 913-3279-200 CAPACITOR, FXD, CERD DIEL, 01; F, 20%, 50V 913-3279-200 CAPACITOR, FXD, CERD DIEL, 01; F, 20%, 50V 913-3279-200 CAPACITOR, FXD, CERD DIEL, 01; F, 20%, 50V 913-3279-200 CAPACITOR, FXD, CERD DIEL, 01; F, 20%, 50V 913-3279-200 CAPACITOR, FXD, CERD DIEL, 01; F, 20%, 50V 913-3279-200 CAPACITOR, FXD, CERD DIEL, 01; F, 20%, 50V 913-3279-200 CAPACITOR, FXD, CERD DIEL, 01; F, 20%, 50V 913-3279-200 CAPACITOR, FXD, CERD DIEL, 01; F, 20%, 50V 913-3279-200 CAPACITOR, FXD, CERD DIEL, 01; F, 20%, 50V 913-3279-200 CAPACITOR, FXD, CERD DIEL, 01; F, 20%, 50V 913-3279-200 CAPACITOR, FXD, CERD DIEL, 01; F, 20%, 50V 913-3279-200 CAPACITOR, FXD, CERD DIEL, 01; F, 20%, 50V 913-3279-200 CAPACITOR, FXD, CERD DIEL, 01; F, 20%, 50V 913-3279-200 CAPACITOR, FXD, CERD DIEL, 01; F, 20%, 50V 913-3279-200 CAPACITOR, FXD, CERD DIEL, 01; F, 20%, 50V 913-3279-200 CAPACITOR, FXD, CERD DIEL, 01; F, 20%, 50V 913-3279-200 CAPACITOR, FXD, CERD DIEL, 01; F, 20%, 50	3 2	CAPACITOR, FXD, ELCTLT, 68, F, 20%, 6V	184-9102-040		R25	RESISTOR, FXD, CMPSN, 4.7KΩ, 10%, 1/4W	745-0773-000				
CAPACITOR, FXD, MICA DIEL, 20pf, 5%, 500V 912-3861-000 R28 RESISTOR, FXD, CMPSN, 23KU, 10%, 174W CAPACITOR, FXD, MICA DIEL, 150pf, 5%, 500V 912-3861-000 R28 RESISTOR, FXD, CMPSN, 23KU, 10%, 174W CAPACITOR, FXD, MICA DIEL, 150pf, 5%, 500V 912-3861-000 R30 RESISTOR, FXD, CMPSN, 24KU, 10%, 174W CAPACITOR, FXD, CER DIEL, 0.039,£, 10%, 100V 913-2091-100 R31 RESISTOR, FXD, CMPSN, 147W CAPACITOR, FXD, CER DIEL, 0.039,£, 10%, 100V 913-2079-110 R20%, 50V 913-2079-200 U1 MITEGRATED CKT, N74LSON CAPACITOR, FXD, CER DIEL, 0.01,£, 20%, 50V 913-3279-200 U2 MITEGRATED CKT, N74LSON CAPACITOR, FXD, CER DIEL, 0.01,£, 20%, 50V 913-3279-200 U5 MITEGRATED CKT, N74LSON CAPACITOR, FXD, CER DIEL, 0.01,£, 20%, 50V 913-3279-200 U6 MITEGRATED CKT, N74LSON CAPACITOR, FXD, CER DIEL, 0.01,£, 20%, 50V 913-3279-200 U6 MITEGRATED CKT, N74LSON CAPACITOR, FXD, CER DIEL, 0.01,£, 20%, 50V 913-3279-200 U6 MITEGRATED CKT, N74LSON CAPACITOR, FXD, CER DIEL, 0.01,£, 20%, 50V 913-3279-200 U6 MITEGRATED CKT, N74LSON CAPACITOR, FXD, CER DIEL, 0.01,£, 20%, 50V 913-3279-200 U6 MITEGRATED CKT, N74LSON CAPACITOR, FXD, CER DIEL, 0.01,£, 20%, 50V 913-3279-110 U6 MITEGRATED CKT, N74LSON CAPACITOR, FXD, CER DIEL, 0.01,£, 20%, 50V 913-3279-200 U6 MITEGRATED CKT, N74LSON CAPACITOR, FXD, CER DIEL, 0.01,£, 20%, 50V 913-3279-200 U6 MITEGRATED CKT, N74LSON CAPACITOR, FXD, CER DIEL, 0.01,£, 20%, 50V 913-3279-200 U6 MITEGRATED CKT, N74LSON CAPACITOR, FXD, CER DIEL, 0.01,£, 20%, 50V 913-3279-200 U71, U71 MITEGRATED CKT, N74LSON CAPACITOR, FXD, CER DIEL, 0.01,£, 20%, 50V 913-3279-200 U71, U71 MITEGRATED CKT, N74LSON CAPACITOR, FXD, CER DIEL, 0.01,£, 20%, 50V 913-3279-200 U71, U71 MITEGRATED CKT, N74LSON CAPACITOR, FXD, CER DIEL, 0.01,£, 20%, 50V 913-3279-200 U71, U71 MITEGRATED CKT, N74LSON			912-3897-000		R26		745-0749-000				
CAPACITOR, FXD, MICA DIEL, 1596F, 5%, 500V 912-3861-000 R29 CAPACITOR, FXD, MICA DIEL, 1596F, 5%, 500V 913-3219-100 CAPACITOR, FXD, CER DIEL, 0.039F, 10%, 100V 913-5019-390 CAPACITOR, FXD, CER DIEL, 0.019F, 20%, 50V 913-3279-110 CAPACITOR, FXD, CER DIEL, 0.019F, 20%, 50V 913-3279-110 CAPACITOR, FXD, CER DIEL, 0.19F, 20%, 50V 913-3279-200 CAPACITOR, FXD, CER DIEL, 0.19F, 20%, 50V 913-3279-110 CAPACITOR, FXD, CER DIEL, 0.19F, 20%, 50V 913-3279-200 CAPACITOR, FXD, CER			912-3903-000		R28		745-0770-000				
CAPACITOR, FXD, CER DIEL, 01/µF, 20%, 50V CAPACITOR, FXD, CER DIEL, 01/µ			912-3861-000		R29	RESISTOR, FXD, CMPSN, 4.7KQ, 10%, 1/4W	745-0773-000				
CAPACITOR, FXD, CER DIEL, 0.01 LF, 20%, 50V CAPACITOR, FXD, ELCTLT, 10 LF, 20%, 50V CAPACITOR, FXD, ELCTLT, 10 LF, 20%, 50V CAPACITOR, FXD, ELCTLT, 10 LF, 20%, 50V CAPACITOR, FXD, CER DIEL, 0.1 LF, 20%, 50V CAPACITOR, FXD, CER DIEL, 0.01 LF, 20%, 50V CAPACITOR, FXD, CER DIEL, 0.00 LF,			913-5019-390		R31	RESISTOR, FXD, CMPSN, 3.9KD, 10%, 1/4W RESISTOR FXD CMPSN, 1KD 10%, 1/4W	745-0770-000				
CAPACITOR, FXD, CER DIEL, 01µF, 20%, 50V CAPACITOR, FXD, CER DIEL, 01µF, 20%,	,C12		913-3279-110		R32	RESISTOR, FXD, CMPSN, 560, 10%, 1/4W	745-0704-000				
CAPACITOR, FXD, CER DIEL, 0.1 Jr. 20%, 50V CAPACITOR, FXD, CER DIEL, 0.01 Jr. 20%, 50V CAPACITOR, FXD, CER DIEL, 0.01 Jr. 20%, 50V CAPACITOR, FXD, CER DIEL, 0.1 Jr. 20%, 50V CAPACITOR, FXD, CER DIEL, 0.01 Jr. 20%, 50V CAPACITOR, FXD, CER DIEL, 0.1 Jr. 20%, 50V CAPACITOR, FXD, CER DIEL, 0.1 Jr. 20%, 50V CAPACITOR, FXD, CER DIEL, 0.1 Jr. 20%, 50V CAPACITOR, FXD, CER DIEL, 0.04	014		184-9102-240 912-3856-000		<u>.</u> ₹	INTEGRATED CKT, SN74LS74N	351-1525-040				
CAPACITOR, FXD, CER DIEL, 1000pF, 10%, 200V CAPACITOR, FXD, CER DIEL, 0.01µF, 20%, 50V CAPACITOR, FXD, CER DIEL, 0.1µF, 20%, 50V CAPACITOR, FXD, CER DIEL, 0.1µF, 20%, 50V CAPACITOR, FXD, CER DIEL, 0.01µF, 20%, 50V CAPACITOR, FXD, CER DIEL, 0.1µF, 20%, 50V CAPACITOR, FXD, CER DIEL, 0.1µF, 20%, 50V CAPACITOR, FXD, CER DIEL, 0.0µF, 10%, 200V CAPACITOR, FXD, CER DIEL, 0.0µF, 20%, 50V CAPACITOR			913-3279-200		U3	INTEGRATED CKT, SN74LS74N	351-1525-040				
CAPACITOR, FXD, CER DIEL, 0.1 JF, 20%, 50V CAPACITOR, FXD, CER DIEL, 0.1 JF, 20%, 50V CAPACITOR, FXD, CER DIEL, 0.1 JF, 20%, 50V CAPACITOR, FXD, CER DIEL, 0.01 JF, 20%, 50V CAPACITOR, FXD, CER DIEL, 0.1 JF, 20%, 50V CAPACITOR, FXD, MICA DIEL, 43pF, 5%, 500V CAPACITOR, FXD, MICA DIEL, 43pF, 5%, 5			913-4018-000		F	INTEGRATED CKT, N74LS00N	351-1523-110				
CAPACITOR, FXD, CER DIEL, 1000pF, 10%, 200V 913-4018-000 U7 INTEGRATED CKT, N74LSOON U8 913-3279-200 U8 INTEGRATED CKT, SN74LS74N U9 913-3279-110 U9 INTEGRATED CKT, SN74LS74N U9 INTEGRATED CKT, SN74LS74N U9 INTEGRATED CKT, SN74LS74N U9 U10 INTEGRATED CKT, N74LS0ON U9 U10 U10 INTEGRATED CKT, N74LS0ON U10 U10 U10 U110 U110 U110 U110 U110 U	C19		913-3279-200		G 5	INTEGRATED CKT, SN74LS90N	351-1636-010				
CAPACITOR, FXD, CER DIEL, 0.01 _x F, 20%, 50V 913-3279-200 CAPACITOR, FXD, CER DIEL, 0.01 _x F, 20%, 50V 913-3279-110 CAPACITOR, FXD, CER DIEL, 0.002x _x F, 59%, 100V 913-3171-300 CAPACITOR, FXD, CER DIEL, 0.002x _x F, 59%, 100V 913-3171-300 CAPACITOR, FXD, CER DIEL, 0.01 _x F, 20%, 50V 913-3279-110 CAPACITOR, FXD, CER DIEL, 0.1 _x F, 20%, 50V 913-3279-200 CAPACITOR, FXD, CER DIEL, 1000pF, 10%, 200V 913-3279-200 CAPACITOR, FXD, CER DIEL, 0.1 _x F, 20%, 50V 913-3279-200 CAPACITOR, FXD, CER DIEL, 0.1 _x F, 20%, 50V 913-3279-200 CAPACITOR, FXD, CER DIEL, 0.1 _x F, 20%, 50V 913-3279-200 CAPACITOR, FXD, CER DIEL, 0.1 _x F, 20%, 50V 913-3279-200 CAPACITOR, FXD, CER DIEL, 0.1 _x F, 20%, 50V 912-3858-000 CAPACITOR, FXD, CER DIEL, 43pF, 5%, 500V 912-3854-000 CAPACITOR, FXD, MICA DIEL, 43pF, 5%, 500V 912-3854-000 CAPACITOR, FXD, MICA DIEL, 43pF, 5%, 500V 912-3854-000			913-4018-000		U7	INTEGRATED CKT, N74LS00N	351-1523-110				
CAPACITOR, FXD, CER DIEL, 0.0027µF, 5%, 100V CC28 CAPACITOR, FXD, CER DIEL, 0.01µF, 20%, 50V NOT USED CAPACITOR, FXD, CER DIEL, 0.1µF, 20%, 50V NOT USED CAPACITOR, FXD, CER DIEL, 0.1µF, 20%, 50V CAPACITOR, FXD, CER DIEL, 1000pF, 10%, 200V CAPACITOR, FXD, CER DIEL, 0.1µF, 20%, 50V CAPACITOR, FXD, MICA DIEL, 43pF, 5%, 500V CAPACITOR, FXD, MICA DIEL, 43pF, 5%, 500V CAPACITOR, FXD, MICA DIEL, 43pF, 5%, 500V 912-3854-000 CAPACITOR, FXD, MICA DIEL, 43pF, 5%, 500V 912-3854-000 CAPACITOR, FXD, MICA DIEL, 43pF, 5%, 500V 912-3854-000			913-3279-200 913-3279-110		6		351-1525-040				
CAPACITOR, FXD, CER DIEL, 0.1/4F, 20%, 50V 913-3279-200 U11, U12 INTEGRATED CKT, SN74LS190N CAPACITOR, FXD, CER DIEL, 0.1/4F, 20%, 50V 913-3279-200 U13 INTEGRATED CKT, SN74LS74N CAPACITOR, FXD, CER DIEL, 1000pF, 10%, 200V 913-4018-000 CAPACITOR, FXD, CER DIEL, 0.1/4F, 20%, 50V 913-3279-200 CAPACITOR, FXD, CER DIEL, 1000pF, 10%, 200V 913-4018-000 CAPACITOR, FXD, CER DIEL, 1000pF, 10%, 200V 913-3279-200 CAPACITOR, FXD, MICA DIEL, 1000pF, 5%, 500V 913-3279-200 CAPACITOR, FXD, MICA DIEL, 43pF, 5%, 500V 912-3854-000 CAPACITOR, FXD, MICA DIEL, 43pF, 5%, 500V 912-3854-000	}	CER DIEL, 0.0027 µF, 5%, 100V	913-3117-130		U10	INTEGRATED CKT, N74LS20N	351-1523-110				
NOT USED CAPACITOR, FXD, CER DIEL, 1000pF, 10%, 200V 913-4018-000 CAPACITOR, FXD, CER DIEL, 0.1µF, 20%, 50V 913-3279-200 CAPACITOR, FXD, CER DIEL, 0.1µF, 5%, 500V 913-4018-000 CAPACITOR, FXD, CER DIEL, 47pF, 5%, 500V 912-3856-000 CAPACITOR, FXD, CER DIEL, 0.1µF, 20%, 50V 912-3856-000 CAPACITOR, FXD, CER DIEL, 0.1µF, 20%, 50V 912-3856-000 CAPACITOR, FXD, MICA DIEL, 43pF, 5%, 500V 912-3854-000		CER DIEL, 0.01 _{\mu} F, 20%, 50V CER DIEL, 0.1 _{\mu} F, 20%, 50V	913-3279-110 913-3279-200		U11,U12 U13	INTEGRATED CKT, SN74LS190N	351-1527-040				
CAPACITOR, FXD, CER DIEL, 1000PF, 10%, 200V CAPACITOR, FXD, CER DIEL, 0.1µF, 20%, 50V CAPACITOR, FXD, CER DIEL, 1000PF, 10%, 200V CAPACITOR, FXD, MICA DIEL, 47pF, 5%, 500V CAPACITOR, FXD, CER DIEL, 0.1µF, 20%, 50V CAPACITOR, FXD, MICA DIEL, 43pF, 5%, 500V							000				
CAPACITOR, FXD, CER DIEL, 1000pF, 10%, 200V CAPACITOR, FXD, MICA DIEL, 47pF, 5%, 500V CAPACITOR, FXD, CER DIEL, 0.1µF, 20%, 50V CAPACITOR, FXD, MICA DIEL, 43pF, 5%, 500V			913-4018-000 913-3279-200								
CAPACITOR, FXD, MICA DIEL, 47pF, 5%, 500V CAPACITOR, FXD, CER DIEL, 0.1µF, 20%, 50V CAPACITOR, FXD, MICA DIEL, 43pF, 5%, 500V		2	913-4018-000								
CAPACITOR, FXD, MICA DIEL, 43pF, 5%, 500V			912-3856-000								
			913-3279-200 912-3854-000								

Synthesizer Decade, Schematic Diagram Figure 14 (Sheet 2)

26

Revised 1 June 1978



Synthesizer Decade, Schematic Diagram Figure 14 (Sheet 3)